

This is a low level analytic model of the component being designed. This is the second step I do while I do this homework. The model is almost implementation ready, but it ignores the concurrency issues.
THE PURPOSE OF THIS DOCUMENT IS TO ILUSTRATE THE PROGRESS AND THE DOCUMENT IS NOT UP TO DATE!

